

FORM PTO-1390  
(REV 5-93)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER

3007/48236

**TRANSMITTAL LETTER TO THE UNITED STATES  
DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING  
A FILING UNDER 35 U.S.C. 371**

U.S. APPLICATION NO. (if known, see 37 CFR 1.5)

{New York Assignment}

09/381372

INTERNATIONAL APPLICATION NO.

PCT/JP99/01006

INTERNATIONAL FILING DATE

03 March 1999

PRIORITY DATE CLAIMED

03 March 1998

TITLE OF INVENTION

**PROCESS FOR PURIFYING FLUOROMETHYL 1,1,1,3,3,3-HEXAFLUOROISOPROPYL ETHER**

APPLICANT(S) FOR DO/EO/US


**Toshikazu KAWAI, Matsue KAWAMURA**

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371
3. ☐ This express request to begin national examination procedures (35 U.S.C. 371(f) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☒ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ has been transmitted by the International Bureau
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
6. ☐ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☒ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

**Item 11. to 16. below concern other document(s) or information included:**

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☐ A **FIRST** preliminary amendment.  
☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☐ Other items or information:

U.S. APPLICATION NO. (Show, see 37 CFR 1.53) <b>09/381372</b> {Not Yet Assigned}		INTERNATIONAL APPLICATION NO <b>PCT/JP99/01006</b>		ATTORNEY'S DOCKET NUMBER <b>3007/48236</b>	
17. [X] The following fees are submitted: Basic National Fee (37 CFR 1.492(a)(1)-(5): Search Report has been prepared by the EPO or JPO ..... \$840.00 International preliminary examination fee paid to USPTO (37 CFR 1.482) ... \$670.00 No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)) ..... \$760.00 Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$980.00 ..... \$970.00 International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4) \$92.00 ..... \$96.00 <b>ENTER APPROPRIATE BASIC FEE AMOUNT =</b>				CALCULATIONS	PTO USE ONLY
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).				\$	
Claims	Number Field	Number Extra	Rate		
Total Claims	11-20=		X \$18.00	\$	
Independent Claims	5-3=	2	X \$78.00	\$ 156.00	
Multiple dependent claims(s) (if applicable)			+ \$260.00	\$	
<b>TOTAL OF ABOVE CALCULATIONS =</b>				\$	
Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity statement must also be filed. (Note 37 CFR 1.9, 1.27, 1.28).				\$	
<b>SUBTOTAL =</b>				\$	
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f)).				\$	
<b>TOTAL NATIONAL FEE =</b>				\$	
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +				\$ 40.00	
<b>TOTAL FEE ENCLOSED =</b>				<b>\$ 1,036.00</b>	
				Amount to be: refunded	\$
				charged	\$
<p>a. [X] Two checks in the amount of \$ <b>996.00</b> for the filing fee and \$ <b>40.00</b> for the assignment recording fee are enclosed</p> <p>b. [ ] Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees. A duplicate copy of this sheet is enclosed.</p> <p>c. [X] The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. <b>05-1323</b>. A duplicate copy of this sheet is enclosed.</p> <p>NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.</p>					
<p>SEND ALL CORRESPONDENCE TO: Evenson, McKeown, Edwards &amp; Lenahan, P.L.L.C. 1200 G Street, N.W., Suite 700 Washington, D.C. 20005 Tel. No. (202) 628-8800 Fax No. (202) 628-8844</p>					
<p> SIGNATURE <b>J. D. Evans</b> NAME <b>26,269</b> REGISTRATION NUMBER <b>20 Sept. 1999</b> DATE</p>					

660550 "a" f 36.00

**HIGH-DENSITY COMPUTER MODULES**  
**WITH STACKED PARALLEL-PLANE PACKAGING**

**CROSS-REFERENCE TO RELATED APPLICATION**

This is a continuation-in-part of copending application 09/008,925, filed January 20,  
5 1998. The entire content of this copending application is hereby incorporated by reference.

**FIELD OF THE INVENTION**

The present invention is directed to computer memory boards and, more particularly, to  
expansion modules for mounting in an expansion slot of a mother board of a computer.

**BACKGROUND OF THE INVENTION**

10 It is well known that in the electronics industry, particularly the personal computer  
industry, that the trend is to design products which are smaller, lighter, and more compact while  
maintaining or increasing power, speed, and memory capacity. In recent years, the computer  
industry has experienced the advent of the lap-top computer, the notebook computer, and now  
the palm-top computer. Although these computers are amazingly compact and lightweight, they  
15 are still incredibly powerful and fast. They are capable of running software applications that  
only in the recent past were able to be run on desk-top computers with large amounts of memory.

Personal computers (including desk-top, lap-top, notebook, and palm-top computers)  
include a mother board for controlling the operation of the computer. Personal computers are  
sold with a specified amount of memory, for example, 1.2 gigabytes (GB) of storage memory on  
20 a hard drive and 64 megabytes (MB) of random access memory (RAM). Many users upgrade the  
RAM of their computers. Accordingly, motherboards typically include standardized expansion  
slots in which a memory card may be inserted. The expansion slots may also receive cards for  
upgrading a particular function of the computer, such as cards for sounds, video, and graphics.

A dual in-line memory module (DIMM) connector is a standard industry connector for  
25 receiving a memory module. And in accordance with the "smaller-is-better" trend in the  
computer industry, many mother boards are equipped with only two DIMM connectors. As

such, in order to install a larger amount of memory in only two DIMM connectors, higher density memory modules have been developed.

One conventional technique for increasing the storage capacity of a memory module is to double the height of the module. To do so, two rows of memory chips are mounted on the memory module, essentially doubling the capacity of the module. However, there are two primary disadvantages of such a configuration. One disadvantage is the double height. The housing of the computer and the area around the mother board both need to be sufficiently large in order to accommodate this doubled size of the expansion, which runs contrary to the small-is-better design principle. Another disadvantage lies in different trace lengths. A trace is the electrical conductor which connects the chips to the edge connector or interface portion of the module. In the double-row configuration, one row of chips has one trace length, and the other row of chips has another trace length. The trace of the further row of chips is essentially twice as long as the closer row of chips from the edge connector. Accordingly, a signal traveling to the further rows of chips take about twice as long to arrive as the signal traveling to the closer row of chips. This arrangement requires the signal delay to be eliminated, which may be done by synchronizing the signals, which is difficult and expensive to accomplish. Alternatively, the trace of the closer row of chips may be physically doubled in length so that the signals arrive at the two rows at about the same time. Either solution results in a module which is limited in speed by the double-length trace.

Another conventional technique for increasing storage capacity of a memory module is to configure the double-height arrangement discussed above with a foldable portion such as an integral flex conductor. The module may then be folded in half, thereby reducing the height essentially by two. However, this foldable configuration still suffers from the drawback of the varying trace lengths. An additional drawback is created by the folded arrangement in that vertical air circulation is restricted. The components of the module produce heat, and under normal convection the heated air would rise and be drawn out of the computer by a fan. However, the folded portion of the module retains heat between the folded sections, which may cause the module to function improperly and errant.

Accordingly, in view of the foregoing, it is an object of the present invention to provide an expansion module which overcomes the disadvantages and drawbacks associated with conventional expansion modules.

It is another object of the present invention to provide a memory module which  
5 maximizes memory per unit volume of space which the memory module occupies.

It is yet another object of the invention to provide a high-density memory module which operates at the highest speed possible.

It is yet another object of the invention to provide a multiple-layer memory module with a minimized trace length.

10 It is yet another object of the present invention to provide a multiple-layer memory module with substantially equal trace lengths between layers.

It is a further object of the present invention to provide a multiple-layer memory module having boards that can be readily connected and disconnected from each other.

### SUMMARY OF THE INVENTION

15 These and other objects are achieved by the apparatus of the present invention which provides a module for insertion into an expansion slot on a motherboard of a computer. Exemplary module maximizes the speed at which the module operates, maximizes chip density per expansion slot, and minimizes trace length. Although capable of performing all types of functions typical of expansion modules, the module of the present invention is particularly  
20 suitable for expanding the memory of a computer, either a desk-top, lap-top, notebook, or palm-top computer.

According to one aspect of the invention, an exemplary module includes a primary board with an interface portion for engaging with the expansion slot. The interface portion may be configured to engage with a conventional 168-pin dual in-line memory module (DIMM)  
25 connector, for example. At least one but preferably two auxiliary boards are mounted to respective sides of the primary board. The auxiliary boards are mounted with fasteners in a spaced relationship which defines an air path between each of the auxiliary boards and the primary board. Each of the auxiliary boards has a trace for electrically connecting the board to the primary board.

One of the advantages of the invention is that the air spaces allow air to circulate between the boards. Each of the boards may have a plurality of chips mounted thereon which generate heat when operating. In addition, the computer in which the module is inserted is a closed environment with many electronic components which also generate heat. As temperature  
5 increases, the speed of a chip decreases because of increased resistance. However, in accordance with the present invention, air is able to freely circulate between the boards, thereby either cooling the chips or at least providing adequate ventilation to prevent the ambient temperature from increasing undesirably.

Another aspect of the present invention focuses on the traces. In addition to the traces of  
10 the auxiliary board or boards, the primary board has a trace connecting the interface portion with any number of the chips that may be mounted thereon. The traces of the auxiliary boards have substantially the same length, which is only slightly longer than that of the trace of the primary board.

In contrast to conventional double-height arrangement in which one of the traces is  
15 essentially twice as long as the other trace, the traces of the module of the present invention are substantially the same length. This feature of equal trace length advantageously eliminates the need for synchronizing signals to different rows of chips. In addition, by way of example only, the module of the invention reduces trace length on average by about 20% to 50% over  
20 conventional arrangements or some other value consistent with operational parameters. The reduction in trace length results in a much faster operating module.

Another aspect of the present invention focuses on surface mount connectors, which are a specific type of fastener, that enable the auxiliary boards to be securely mounted to respective sides of the primary boards. One of the advantages of the surface mount connectors is the ease in which the auxiliary boards can be mounted and dismounted from the primary board, thus,  
25 reducing the time and costs of assembly. In addition, electrical failure verification and failure analysis can be readily performed by easily separating the auxiliary boards from the primary board and interfacing the individual boards with test equipment via the surface mount connectors.

Other aspects, features, and advantages of the present invention will become apparent to those persons having ordinary skill in the art to which the present invention pertains from the following description taken in conjunction with the accompanying drawings.

### BRIEF DESCRIPTION OF THE DRAWINGS

5        FIG. 1 is a perspective view of an exemplary embodiment of an expansion module of the present invention, particularly illustrating the expansion module mounted in an expansion slot of a mother board of a computer;

FIG. 2 is a perspective view of an exemplary expansion module of the present invention, illustrating a multiple-layer, parallel-plane configuration of boards;

10       FIG. 3A is a side view of an auxiliary board of an expansion module of the invention, illustrating a plurality of chips mounted on a first side of the board;

FIG. 3B is a view similar to that of FIG. 3A, illustrating a plurality of chips mounted on a second side of the board;

15       FIG. 4 is a side view of a board of an exemplary expansion module of the invention, particularly highlighting a masked wiring arrangement of the board;

FIG. 5 is a cross-sectional view of an expansion module of the invention, particularly illustrating minimized trace lengths of auxiliary boards and a primary board of the module;

FIG. 6 is a cross-sectional view of an exemplary module of the invention, particularly illustrating open air paths defined between boards in a spaced relationship; and

20       FIG. 7 is an exploded perspective view of an alternative embodiment of an expansion module of the present invention, illustrating a plurality of surface mount connectors;

FIG. 8 is an exploded cross-sectional view of the expansion module illustrated in FIG. 7;

25       FIG. 9A is a side view of a primary board of the expansion module illustrated in FIG. 7, illustrating a plurality of chips and surface mount connectors mounted on a first side of the primary board;

FIG. 9B is a view similar to that of FIG. 9A, illustrating a plurality of chips and surface mount connectors mounted on a second side of the primary board;

FIG. 10A is a side view of an auxiliary board of the expansion module illustrated in FIG. 7, illustrating a plurality of chips mounted on a first side of the auxiliary board;

FIG. 10B is a view similar to that of FIG 10A, illustrating a plurality of chips and surface mount connectors mounted on a second side of the auxiliary board;

FIG. 11A is a side view of the primary board of the expansion module shown in FIG. 7, particularly highlighting a masked wiring arrangement of the first side of the primary board;

5 FIG. 11B is a view similar to that of FIG. 11A, illustrating a masked wiring arrangement on the second side of the primary board;

FIG. 12A is a side view of the auxiliary board of the expansion module shown in FIG. 7, particularly highlighting a masked wiring arrangement of the first side of the auxiliary board;

10 FIG. 12B is a view similar to that of FIG. 12A, illustrating a masked wiring arrangement on the second side of the auxiliary board;

FIG. 13A is a top view of a male surface mount connector of the expansion module illustrated in FIG. 7;

FIG. 13B is a top view of a female surface mount connector of the expansion module illustrated in FIG. 7;

15 FIG. 14 is a cross-sectional view of the expansion module illustrated in FIG. 7, particularly illustrating minimized trace lengths of auxiliary boards of the module; and

FIG. 15 is a cross-sectional view of an expansion module illustrated in FIG. 7, particularly illustrating open air paths defined between boards in a spaced relationship.

## 20 DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

Referring to the drawings in more detail, in FIG. 1 an exemplary embodiment of a high-density, stacked parallel-plane module 50 and 150 of the present invention is illustrated.

Exemplary module 50 and 150 is installable in a mother board 52 of a computer 54. As known in the art, mother board 52 includes a main board 56 with a microprocessor 58 mounted thereon.

25 Mother board 52 may include a plurality of additional semiconductor chips and electronic components operatively associated with microprocessor 58, which additional chips and components are not shown in the drawings for clarity. Also not shown in the drawings are components and peripheral devices which may be configured with computer 52, including a



monitor, input devices such as a keyboard and/or a mouse, network connections, output devices such as a printer, and so on.

Mother board 52 also includes at least one, but in general a plurality of expansion slots 60a-l in communication with microprocessor 58. Expansion slots 60a-l may respectively receive add-on modules for performing particular functions. For example, a memory module may be inserted into one of the expansion slots 60 to increase the amount of memory of computer 54. The expansion slots 60 are also known in the art as connectors. A 168-pin dual in-line memory module (DIMM) connector is an example of a standard expansion slot or connector commonly used in industry today. As computers become increasingly small and compact, particularly portable computers such as lap-top computers and now palm-top computers, many mother boards for desk-top computers are equipped with as few as two 168-pin DIMM connectors. As a referencing convention for this description, expansion slots (or connectors) are referenced generally by numeral 60, with each particular expansion slot referenced specifically by alpha suffix *a*, *b*, ... *l*, respectively. This referencing convention will be utilized throughout this description for the expansion slots as well as for other plural elements of the present invention.

Referencing FIG. 2, exemplary module 50 of the present invention includes a primary board 62 and at least one auxiliary board 64. As exemplified in the embodiment shown in FIG. 2, exemplary module 50 includes a pair of auxiliary boards 64a and 64b. Upon reading this description, those skilled in the art will appreciate that module 50 of the invention may include a plurality of auxiliary boards 64a-m. Auxiliary boards 64 are mounted to primary board 62 with fasteners 66. As illustrated, auxiliary boards 64a and 64b are configured in a substantially spaced and parallel-plane relationship with respect to primary board 62, with one of the auxiliary boards 64 being mounted on a first side of primary board 62 and the other auxiliary board 64 being mounted on a second side of primary board 62. Such as relationship has a number of advantages, including ventilation, high density, reduced trace length, ease of manufacturing, which advantages will be discussed in more detail below. Exemplary boards 62 and 64 may be generally configured as printed circuit boards (PCBs) or printed wiring boards (PWBs), as known in the art. In addition to mechanically mounting auxiliary boards 64 to primary board 62,

a number of fasteners 66 or each may also be conductive and serve as electrical connections, which will also be discussed in more detail below.

With additional reference to FIGS. 3A and 3B, each board 62 and 64 may include a plurality of chips 68a-n mounted on each side thereof. Each chip 68 may perform a particular function. For example, each chip 68 may be a memory chip so that exemplary module 50 is a high-density memory module. Exemplary primary board 62 includes an electrical interface portion 70 for connecting with one of the expansion slots 60. With additional reference to FIG. 4, each auxiliary board 64 includes edge pins 72 arranged generally around a periphery thereof. Chips 68 mounted on boards 62 and/or 64 communicate with pins 72 with traces 74. Boards 62 and 64 may be configured with chips 68, interface portion 70, and pins 72 as known in the art of fabricating printed circuit boards. For example, each board 62 and 64 may be a multiple-layer glass epoxy configuration with interface 70 and edge pins 72 being formed by applying gold over nickel. Traces 74 may be applied by solder masks. Electrical connections between auxiliary boards 64 and primary board 62 may be made by fasteners 66 respectively mounted on pads 76 of primary board 62 and pads 78 of auxiliary boards 64. Pads 76 of primary board 62 are electrically connected to interface portion 70 (which includes a plurality of standard edge connectors as known in the art). Pads 78 of auxiliary boards 62 are electrically connected to edge pins 72.

With further reference to FIG. 1, the art of chip fabrication allows microprocessor 58 to operate at increasing high speeds. For example, microprocessor 58 may operate on the order of hundreds of megahertz (MHz). Accordingly, if expansion module 50 is configured as a memory module, such as a synchronous dynamic random access memory (SDRAM), memory module 50 needs to operate at about 100 MHz or more. Switching times at 100 MHz are on the order of 10 nanoseconds (ns).

Electrical signals travel on traces 74 from pins 72 to chips 68. A time ( $t$ ) required for an electrical signal to travel from interface portion 70 to a chip may be determined by dividing a length ( $l$ ) of a trace from interface portion 70 to the chip by a velocity ( $v$ ) at which electrical signal travels, or  $t = l / v$ . As velocity  $v$  is substantially constant for the electrical signal (which is nearly equal to the speed of light), time  $t$  is substantially proportional to length  $l$ , with the length being the variable in the equation. In order to maximize the speed at which module 50 operates,

the time the electrical signals reach chips 68 needs to be minimized. To minimize the time, trace length  $l$  needs to be minimized. The velocity of the electrical signal will vary according to temperature, in that as temperature increases, velocity decreases, which will be discussed below.

With additional reference to FIG. 5, trace length  $l$  may be defined as the total length of the electrical connection extending from the edge connectors of interface portion 70 of primary board 62 to one of the chips 68. In accordance with this definition, auxiliary board 64a has a trace length  $l_a$ , and auxiliary board 64b has a trace length  $l_b$ , as shown by the dashed arrows. Exemplary module 50 is configured such that trace lengths  $l_a$  and  $l_b$  of auxiliary boards 64a and 64b are substantially equal. In addition, auxiliary trace lengths  $l_a$  and  $l_b$  are only slightly longer than a trace length  $l_p$  of primary board 62, with the additional length being added by conductive fasteners 66. In accordance with an exemplary embodiment of module 50, primary trace length  $l_p$  may be increased by a small predetermined amount to be substantially equal to auxiliary trace lengths  $l_a$  and  $l_b$ . By way of example only, the trace lengths of the exemplary module 50 may be 20% less to up to 50% less than those of conventional modules, or some other value consistent with operational parameters.

It is preferred for fasteners 66 positioned along bottom edges of boards 62 and 64 (that is, near mother board 56) to serve as electrical connectors for carrying the most significant or time-dependent electrical signals from mother board 56 to auxiliary boards 64 of module 50.

Fasteners 66 positioned along top edges of boards 62 and 64 (that is, along edges opposite to that at which interface portion 70 is disposed as shown in FIG. 2) may serve as electrical connectors for carrying less time-dependent signals, such as power, ground, and address lines, for example.

As mentioned above, the velocity  $v$  at which an electrical signal travels along a trace 74 from a pin 72 to a chip 68, and vice versa, is inversely proportional to temperature ( $T$ ), that is,  $v \propto (1 / T)$ . Accordingly, if temperature  $T$  increases, then velocity  $v$  decreases and module 50 operates at a slower speed. To maximize the speed, temperature needs to be minimized, or at least maintained within a predetermined operating range or specification. With additional reference to FIG. 6, module 50 is illustrated mounted in an expansion slot 60 of a mother board 56. (Fasteners 66 are not illustrated for clarity.) In operation, chips 68 generate heat. If the generated heat is not ventilated, then the ambient temperature around module 50 will increase, thereby decreasing the speed of the module 50.

According to the present invention, the spaced parallel-plane arrangement of module **50** defines an air path **80a** between auxiliary board **64a** and primary board **62** and an air path **80b** between auxiliary board **64b** and primary board **62**. Air paths **80** are open along top and bottom edges of boards **62** and **64**. As shown in FIG. 1, fasteners **66** are relatively small and do not present substantial air blockage. Air paths **80** promote circulation and allow heat (which is shown by cursive arrows and reference **H**) to rise and escape. As discussed above, conventional modules have a closed flex conductor section extending along top edges of and between a pair of boards, which prevents air circulation and traps heat between the boards, thereby greatly increasing the ambient temperature at the module and, correspondingly, decreasing the speed. Increased temperature may also cause modules to malfunction and introduce errors.

Referencing FIG. 1 and 2, one of the preferred commercial embodiments of exemplary module **50** is a memory module for augmenting existing memory of computer **54**. As such, chips **68** may be synchronous dynamic RAM (SDRAM) chips. Module **50** may also include a plurality of damping resistor packages **82** configured with the SDRAM chips. One of the advantages of the memory module embodiment of the present invention is that the amount of memory per module and memory per unit volume is maximized. For example, exemplary memory module **50** may include more than 256 MB for a standard 168-pin DIMM configuration. As the art of chip fabrication advances, it is obvious to those skilled in the art that more memory will be able to be included on module **50**.

Referring now to FIGS. 7 and 8, an alternative embodiment of a high-density, stacked parallel-plane module **150** of the present invention is illustrated. Exemplary module **150** is installable in the mother board **52** of the computer **54** illustrated in FIG. 1. Exemplary module **150** of the present invention includes a primary board **162** and at least one auxiliary board **164**. As exemplified in the embodiment shown in FIG. 7, exemplary module **150** includes a pair of auxiliary boards **164a** and **164b**. Those skilled in the art will appreciate that module **150** of the invention may include a plurality of auxiliary boards **164a-m**. Auxiliary boards **164** are mounted to primary board **162** with surface mount connectors **166** such as Fine Stack connectors available from AMP. As illustrated, auxiliary boards **164a** and **164b** are configured in a substantially spaced and parallel-plane relationship with respect to primary board **162**, with one of the auxiliary boards **164** being mounted on a first side of primary board **162** and the other auxiliary

board 164 being mounted on a second side of primary board 162. Exemplary boards 162 and 164 may be generally configured as PCBs or PWBs. In addition to mechanically mounting auxiliary boards 164 to primary board 162, the surface mount connectors 166 also serve as electrical connections, which will be discussed in more detail below.

5 With additional reference to FIGS. 9A and 9B, primary board 162 may include a plurality of chips 167a-c mounted within an opening thereof, and with additional reference to FIGS. 10A and 10B, auxiliary boards 164 may include a plurality of chips 168a-n mounted on each side thereof. Each chip 167 and 168 may perform a particular function such as a memory chip so that exemplary module 150 is a high-density memory module. Exemplary primary board 162  
10 includes an electrical interface portion 170 for connecting with one of the expansion slots 60.

Each surface mount connector 166 includes a male surface mount connector and a matching female surface mount connector which may be easily connected and disconnected. Primary board 162 may include five male surface mount connectors 166a on each side thereof with three of the male surface mount connectors 166a arranged in a single row along the top  
15 portion of the primary board 162 and the remaining two male surface mount connectors 166b arranged in a single row along the bottom portion of the primary board 162 adjacent to the electrical interface portion 170. Chips 167 mounted on primary board 162 communicate with male surface mount connectors 166a by traces 174 as shown in FIGS. 11A and 11B. In addition, male surface mount connectors 166a are electrically connected to interface portion 170 of  
20 primary board 162.

With additional reference to FIGS. 12A and 12B, each auxiliary board 164 includes five female surface mount connectors 166b which mechanically and electrically connect with the corresponding male surface mount connectors 166a of primary board 162. Chips 168 mounted on each of the auxiliary boards 164 communicate with the female surface mount connectors 166b by  
25 traces 174 as shown in FIGS. 12A and 12B. Thus, auxiliary boards 164 and primary board 162 are electrically and mechanically connected by the male connectors 166a and female connectors 166b. It is noted that a primary board may comprise fewer or more than five male surface mount connectors on each side, and each auxiliary board may correspondingly comprise fewer or more than five female connectors. In addition, male surface connectors may be mounted on auxiliary  
30 boards and female surface mount connectors may be mounted on a primary board.

With additional reference to FIGS. 13A and 13B, both the male connectors 166a and female connectors 166b include a non-electrically conductive housing 176. The housing 176 encloses a plurality of electrical contacts 178 which electrically connect the male connectors 166a to the female connectors 166b. A plurality of fingers 180 extend laterally and outwardly from the housing 176. Presently, it is contemplated that the male connectors 166a and female connectors 166b each comprise forty electrically contacts 178 and forty fingers 180. However, the number of contacts 178 and fingers 180 can range from twenty to eighty, or any other appropriate number. The fingers 180 are attached to the boards 162 and 164 by methods generally known in the art such as by soldering the fingers 180 to pads on the boards 162 and 164. As discussed above in regards to the embodiment illustrated in FIG. 2, each board 162 and 164 may be a multiple-layer glass epoxy configuration with traces 174 applied by solder masks.

The auxiliary boards 164 can be readily disconnected from the primary board 162 by simply separating the male connectors 166a from their matching female connectors 166b. By separating the boards 162 and 164, the functionality of the boards 162 and 164 can be independently subjected to electrical failure verification and failure analysis. In addition, the electrical test equipment can be interfaced with each of the boards 162 and 164 via the surface mount connectors 166. For example, the electrical test equipment can include a coupling which mates with the surface mount connector, thus, replacing the costly and time consuming method of testing boards with custom bed-of-nail test fixtures.

With further reference to FIGS. 7 and 8, memory module 150 may further include fastening pins 182 which provide a secondary means of mechanically connecting the primary board 162 to the auxiliary boards 164. Fastening pins 182 are particularly useful when the module 150 is exposed to harsh environmental conditions such as high frequency vibrations, high shock impacts, and thermal cycling. Each of the fastening pins 182 may be fitted and soldered into openings 184 formed in each corner of the of the boards 162 and 164. It is noted that exemplary module 150 may comprise fewer or less than four fastening pins, and the pins may be secured to the boards 162 and 164 by other means such as an adhesive or other means generally known in the art.

With additional reference to FIG. 13, trace length  $L$  may be defined as the total length of electrical connection extending from the edge connectors of interface portion 170 of primary

board 162 to one of the chips 168 on the auxiliary board 164. In accordance with this definition, auxiliary board 164a has a trace length  $L_a$ , and auxiliary board 164b has a trace length  $L_b$ , as shown by dashed arrows. Exemplary module 150 is configured such that trace lengths  $L_a$  and  $L_b$  of auxiliary boards 164a and 164b are substantially equal.

5 It is preferred for surface mount connectors 166 positioned near the bottom edges of board 162 and 164 (that is, near mother board 56) to serve as electrical connectors for carrying the most significant or time-dependent electrical signals from mother board 56 to auxiliary board 164 of module 150. Surface mount connectors 166 positioned near the top edges of boards 162 and 164 (that is, along edges opposite to that at which interface portion 170 is disposed as shown in FIG. 7) may serve as electrical connectors for carrying less time-dependent signals, such as power, ground, and address lines, for example.

Referring now to FIG. 14, module 150 is illustrated mounted in an expansion slot 60 of a mother board 56. For the same reasons discussed above in regards to the embodiment illustrated in FIG. 2, the spaced parallel-plane arrangement of module 150 is configured to promote circulation and allow heat (which is shown by cursive arrows and reference H) to rise and escape. The spaced parallel-plane arrangement defines an air path 180a between auxiliary board 164a and primary board 162 and air path 180b between auxiliary board 164b and primary board 162. Air paths 180 are open along top and bottom edges of boards 162 and 164, and the surface mount connectors are relatively small and do not present substantial air blockage.

20 The memory module 50 and 150 shown in FIG. 1 may have a thickness as defined from the outer or external side (i.e., the side not facing primary board 62) of one of the auxiliary boards 64 to the outer side of the other auxiliary board 64 of less than about 0.5 inch but preferably less than about 0.325 inch. In addition, the memory module of the present invention may have an overall height as defined from the bottom edge to the top edge of primary board 62 of less than about one and a half inches but preferably less than about 1.40 inches.

Those skilled in the art will understand that the embodiments of the present invention described above exemplify the present invention and do not limit the scope of the invention to these specifically illustrated and described embodiments. The scope of the invention is determined by the terms of the appended claims and their legal equivalents, rather than by the described examples.

30 In addition, the exemplary embodiments provide a foundation from which numerous alternatives

and modifications may be made, which alternatives and modifications are also within the scope of the present invention as defined in the appended claims.



## AMENDED CLAIMS

[received by the International Bureau on 7 May 1999 (07.05.99);  
original claim 29 cancelled;  
original claims 1, 4, 12, 16, 21, 25, 26, 28, 36 and 43 amended;  
remaining claims unchanged (11 pages)]

1. A module for mounting in an expansion slot of a mother board of a computer, said module comprising:

a primary board having a central region and an edge region, said edge region being defined by outer edges of the primary board, said central region being surrounded by said edge region, said edge region including an interface portion for engaging with the expansion slot;

an auxiliary board mounted to said primary board in a spaced relationship such that an air path is defined between said boards;

a plurality of surface mount connectors for mounting said auxiliary board to said primary board, wherein at least one of said plurality of surface mount connectors is disposed within said central region; and

a trace on said auxiliary board for electrically connecting said auxiliary board to said primary board.

2. The module of claim 1 wherein said primary board has a first side and a second side, said auxiliary board being mounted on said first side of said primary board;

said module further comprising:

a second auxiliary board mounted on said second side of said primary board in a spaced relationship such that an air path is defined between said boards;

a second trace on said second auxiliary board for electrically connecting said second auxiliary board to said primary board; and

an additional plurality of surface mount connectors for mounting said second auxiliary board to said primary board.

3. The module of claim 2 wherein said trace is substantially equal in length to said second trace.

4. The module of claim 2 wherein said plurality of surface mount connectors and said additional plurality of surface mount connectors electrically interconnect the auxiliary boards to the primary boards.

5. The module of claim 4 wherein said surface mount connectors and said additional surface mount connectors are connected to said traces.

6. The module of claim 1 wherein said interface portion is configured to be compatible with an industry standard memory module expansion slot.

7. The module of claim 2 wherein said surface mount connectors and additional surface mount connectors each include a male surface mount connector and a corresponding female surface mount connector, wherein said male connector mates with said female connector.

8. The module of claim 7 wherein said male connectors being directly attached to said first side and said second side of said primary board, and said female connectors being directly attached to a side of said auxiliary boards.

9. The module of claim 7 wherein each side of said primary board includes five said male connectors arranged in a first row and a second row, wherein said first row being adjacent to a top edge of said primary board and said second board being adjacent to a bottom edge of said primary board.

10. The module of claim 9 further comprising  
a plurality of chips mounted to said auxiliary boards, said plurality of chips including memory chips;

one end of said trace connecting to at least one of said plurality of chips and the other end of said trace connecting to at least one of said plurality of surface mount connectors;

one end of said second trace connecting to at least one of said additional plurality of chips and the other end of said second trace connecting to at least one of said plurality of additional surface mount connectors and to at least one of said plurality of surface mount connectors and said second trace connecting to at least one of said plurality of chips; and

a plurality of additional chips mounted to said primary board

11. The module of claim 2 further comprising a fastening pin securing said primary board and said auxiliary boards together, wherein said fastening pin fits into apertures formed in each of said primary board and said auxiliary boards.

12. A computer comprising:

a mother board including an expansion slot; and

a memory module including:

a primary board including a plurality of integrated circuit chips, and an interface portion configured to be engaged with said expansion slot;

a pair of auxiliary boards mounted to respective sides of said primary board in a spaced relationship such that an air path is defined between each of said auxiliary boards and said primary board;

a plurality of additional integrated circuit chips connected to said auxiliary boards;

a plurality of surface mount connectors for mounting said auxiliary boards to said primary board, each said plurality of surface mount connectors including a male surface mount connector and a matching female surface mount connector, wherein said male connector mates with said female connector with a friction fit; and

a trace for each said auxiliary board electrically connecting each said auxiliary board to said primary board.

13. The computer of claim 12 wherein said expansion slot is configured as a 168-pin dual in-line memory module (DIMM) connector.

14. The computer of claim 12 wherein each said trace of said auxiliary boards have substantially equal lengths.

15. The computer of claim 14 further including a fastening pin securing said primary board and said auxiliary boards together, wherein said fastening pin fits into apertures formed in each of said primary board and said auxiliary boards.

16. A method for increasing memory capacity of a computer, comprising the steps of:

- (a) providing a computer including a mother board with an expansion slot;
- (b) providing a memory module including:

a primary board including an interface portion configured to engage with the expansion slot of the computer, a plurality of chips including memory chips, and a trace connecting the interface portion with at least one of the chips;

an auxiliary board attached to the primary board in a spaced relationship such that an air path is defined between the boards, the auxiliary board including a plurality of chips including memory chips;

a plurality of surface mount connectors for mechanically and electrically connecting the auxiliary board to the primary board, each of said plurality of surface mount connector comprising:

a plurality of surface mount connectors for mounting said auxiliary board to said primary board, wherein each said plurality of surface mount connectors comprises:

an electrically insulative housing;  
a plurality of electrical contacts enclosed within said housing; and  
a plurality of electrically conductive fingers electrically interconnected with said plurality of electrical contacts, said plurality of electrically conductive fingers extending outwardly from said housing; and  
a trace on the auxiliary board connecting the surface mount connectors with at least one of the chips; and  
(c) inserting the interface portion of the memory module into the expansion slot of said computer.

17. The method of claim 16 wherein the expansion slot is a 168-pin dual in-line memory module (DIMM) expansion slot, and the primary board has at least 200 megabytes of memory capacity.

18. The method of claim 16 wherein each of the surface mount connectors includes a male surface mount connector and a corresponding female surface mount connector, said male and female connectors mate to form a friction fit, and said male connector being attached to the primary board and the female connector attached to the auxiliary board.

19. The method of claim 16 further comprising the step of:

(d) arranging the surface mount connectors in a first row adjacent to a top edge of the primary board and auxiliary board; and

(e) arranging the surface mount connectors in a second row adjacent to a bottom edge of the primary board and auxiliary board.

20. The method of claim 16 further comprising the step of mechanically attaching the primary board and auxiliary board together by inserting a fastening pin through a hole in each of the primary board and auxiliary board.

21. A method of forming a memory module for mounting in an expansion slot of a mother board of a computer, comprising the steps of:

(a) providing a primary board having a central region and an edge region, the edge region being defined by outer edges of the primary board, the central region being surrounded by the edge region, the edge region including an interface portion for engaging with the expansion slot;

(b) providing an auxiliary board;

(c) providing a plurality of surface mount connectors for attaching the auxiliary board to the primary board in a spaced relationship such that an air path is defined between the boards, wherein at least one of the plurality of surface mount connectors is disposed within the central region; and

(d) forming a trace on the auxiliary board which connects the auxiliary board to the primary board.

22. The method of claim 21 further comprising the steps of:

(e) providing a plurality of additional surface mount connectors for attaching a second auxiliary board to the primary board in spaced relationship such that an air path is defined between the second auxiliary board and the primary board, wherein the auxiliary board is attached to a first side of the primary board and the second auxiliary board is attached to a second side of the primary board; and

(f) forming a second trace on the second auxiliary board which connects the second auxiliary board to the primary board.

23. The method of claim 22 wherein the trace is substantially equal in length to the second trace, the surface mount connectors are connected to the trace, and the additional surface mount connectors are connected to the second trace.

24. The method of claim 22 further comprising a plurality of chips attached to the auxiliary boards and a plurality of additional chips attached to the primary board, wherein the plurality of chips include memory chips.

25. A module for mounting in an expansion slot of a mother board of a computer, said module comprising:

a primary board including an interface portion for engaging with the expansion slot;

an auxiliary board mounted to said primary board in a spaced relationship such that an air path is defined between said boards;

a plurality of surface mount connectors for mounting said auxiliary board to said primary board, wherein each said plurality of surface mount connectors comprises:

an electrically insulative housing;

a plurality of electrical contacts enclosed within said housing; and

a plurality of electrically conductive fingers electrically interconnected with said plurality of electrical contacts, said plurality of electrically conductive fingers extending outwardly from said housing; and

a trace for electrically connecting said auxiliary board to said primary board.

26. A module as claimed in claim 25 wherein said primary board has a first side and a second side, said auxiliary board being mounted on said first side of said primary board, said module further comprising:

a second auxiliary board mounted on said second side of said primary board in a spaced relationship such that an air path is defined between said boards;

a second trace for electrically connecting said second auxiliary board to said primary board; and

a plurality of additional surface mount connectors for mounting said second auxiliary board to said primary board.

27. A module as claimed in claim 26 wherein said trace connecting said auxiliary board to said primary board is substantially equal in length to said second trace connecting said second auxiliary board to said primary board.

28. A module as claimed in claim 25 wherein said plurality of electrically conductive fingers from at least one of said plurality of surface mount connectors are connected to said trace.

29. (Cancelled)

30. A module as claimed in claim 25 wherein said interface portion is configured to be compatible with an industry standard memory module expansion slot.

31. A module as claimed in claim 30 further comprising a plurality of chips mounted to said boards, said plurality of chips including memory chips.

32. A module as claimed in claim 25 wherein each of said boards has a top edge and a bottom edge;  
said interface portion being disposed along the bottom edge of said primary board.

33. A module as claimed in claim 32 wherein said air path is substantially open along the top edges of said boards.

34. A module as claimed in claim 25 wherein said primary board further includes:  
a plurality of chips mounted thereon; and



a trace connecting said interface portion to at least one of said plurality of chips.

35. A module as claimed in claim 34 wherein said trace of said primary board has a length substantially equal to said trace connecting said auxiliary board with said primary board.

36. A computer comprising:

a mother board including an expansion slot; and

a memory module including:

a primary board including an interface portion configured to be engaged with said expansion slot;

a pair of auxiliary boards mounted to respective sides of said primary board in a spaced relationship such that an air path is defined between each of said auxiliary boards and said primary board;

a plurality of surface mount connectors for mounting said auxiliary boards to said primary board, wherein each said plurality of surface mount connectors comprises:

an electrically insulative housing having a slot;

a plurality of electrical contacts disposed in said slot; and

a plurality of electrically conductive fingers electrically interconnected with said plurality of electrical contacts, said plurality of electrically conductive fingers extending laterally and outwardly from said housing; and

a pair of traces each for electrically connecting one of said auxiliary boards to said primary board.

37. A computer as claimed in claim 36 wherein said expansion slot is configured as a 168-pin dual in-line memory module (DIMM) connector.

38. A computer as claimed in claim 36 wherein said traces have substantially equal lengths.

39. A computer as claimed in claim 36 wherein said primary board further includes:

a plurality of chips mounted thereon; and  
a trace connecting said interface portion with at least one of said plurality of chips.

40. A computer as claimed in claim 39 wherein each of said pair of traces has a length substantially equal to each other.

41. A computer as claimed in claim 40 wherein of said trace of said primary board has a length substantially equal to the length of said pair of traces.

42. A computer as claimed in claims 40 wherein said memory module has a thickness defined from an outer edge of one said auxiliary board to an outer edge of the other said auxiliary board of less than about 0.5 inch and a height defined from the bottom edge to the top edge of said primary board of less than about 1.5 inches

43. A method for increasing memory capacity of a computer, said method comprising the steps of:

- (a) providing a computer including a mother board with an expansion slot;
- (b) providing a memory module including:
  - a primary board including an interface portion configured to engage with the expansion slot of the computer, a plurality of chips including memory chips, and a trace connecting said interface portion with at least one of said chips;
  - an auxiliary board mounted to said primary board in a spaced relationship such that an air path is defined between said boards;

a plurality of surface mount connectors for mounting said auxiliary board to said primary board, each of said surface mount connectors including a male surface mount connector and a matching female surface mount connector, wherein said male connector mates with said female connector with a friction fit; and

a trace for electrically connecting said auxiliary board to said primary board; and

(c) inserting said interface portion of said memory module into said expansion slot of said computer.

44. A method as claimed in claim 43 wherein:

said step of providing a computer comprises the step of providing a computer including a mother board with a 168-pin dual in-line memory module (DIMM) expansion slot; and

said step of providing a memory module comprises the step of providing a memory module including a primary board including a plurality of chips including memory chips with at least 200 megabytes of capacity.




FIG. 1



FIG. 3A  
SIDE 1





FIG. 3B

SIDE 2






Fig. 4

5/17




FIG. 5






FIG. 6

660026860




FIG. 7



9/17

162 ↓

152


[illegible]

FIG. 9A

13015




FIG. 9B

SIDE 2


[illegible]

FIG. 10A

13015






FIG. 103

SIDE 2

162






[illegible]

164


FIG. 12A  
SIDE 1





164  
↓

FIG. 12B  
SIDE 2






FIG. 13A





FIG. 13B

	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431	2432	2
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---

FIG. 14





DECLARATION AND POWER OF ATTORNEY  
U.S.A.

ALL PATENTS, INCLUDING DESIGN  
For Application Based on PCT:  
Paris Convention or Non Priority

As a below named inventor, I declare that my residence, post office address and citizenship are stated below next to my name, the information given herein is true, that I believe that I am the original, first and sole inventor (if only one name is listed below), or a first and joint inventor (if plural inventors are named below, or on additional sheets attached hereto) of the subject matter which is claimed and for which patent is sought on the invention entitled:

PROCESS FOR PURIFYING FLUOROMETHYL 1,1,1,3,3,3-HEXAFLUOROISOPROPYL ETHER

which is described and claimed in (check one of the following):

- \_\_\_\_ the attached specification;  
 \_\_\_\_ the specification in application Serial No. \_\_\_\_\_, filed \_\_\_\_\_;  
X PCT International Application No. PCT/JP99/01006, filed March 3, 1999;  
 (if application) and was amended under PCT Article 19 on August 23, 1999.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):			Priority Claimed	
<u>10-51096</u> (Number)	<u>Japan</u> (Country)	<u>03/03/1998</u> (Day/Mo/Year)	<u>X</u> Yes	<u>      </u> No
<u>PCT/JP99/01006</u> (Number)	<u>Japan</u> (Country)	<u>03/03/1999</u> (Day/Mo/Year)	<u>X</u> Yes	<u>      </u> No
<u>                    </u> (Number)	<u>                    </u> (Country)	<u>                    </u> (Day/Mo/Year)	<u>      </u> Yes	<u>      </u> No

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below.

                     (Provisional Appln.Ser.No.)                      (Filing Date)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) or any PCT international application(s) designating the United States listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application or PCT international application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

                     (Appln.Ser.No.)                      (Filing Date)                      (Status: patented, pending, abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: Martin Fleit (Reg. No. 16,900), Richard R. Diefendorf (Reg. No. 32,390), Herbert I. Cantor (Reg. No. 24,392), James F. McKeown (Reg. No. 25,406), Donald D. Evenson (Reg. No. 26,169), Joseph D. Evans (Reg. No. 26,269), Gary R. Edwards (Reg. No. 31,824), Jeffrey D. Sanok (Reg. No. 32,169), Corinne M. Pouliquen (Reg. No. 35,753), David J. Kulik (Reg. No. 36,576) and Paul A. Schnose (Reg. No. 39,361). Direct all communications to:

Evenson, McKeown, Edwards & Lenahan, P.L.L.C.  
1200 G Street, N.W., Suite 700  
Washington, DC 20005-3814  
Telephone: (202)628-8800  
Facsimile: (202) 628-8844

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code; and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Full Name and signature of first inventor: Signature: Toshikazu Kawai Date: 09/03/1999

Typed Name: Toshikazu KAWAI

Residence: Saitama, Japan JPX Citizenship: Japanese

Post Office Address: c/o Chemical Research Center of CENTRAL GLASS COMPANY, LIMITED  
2805, Imafukunakadai, Kawagoe-shi, Saitama 350-1151 Japan

Full name and signature of second joint inventor: Signature: Matsue Kawamura Date: 09/03/1999

Typed Name: Matsue KAWAMURA

Residence: Saitama, Japan JPX Citizenship: Japanese

Post Office Address: c/o Chemical Research Center of CENTRAL GLASS COMPANY, LIMITED  
2805, Imafukunakadai, Kawagoe-shi, Saitama 350-1151 Japan

Full name and signature of third joint inventor: Signature: \_\_\_\_\_ Date: \_\_\_\_\_

Typed Name: \_\_\_\_\_

Residence: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

Full name and signature of additional inventor: Signature: \_\_\_\_\_ Date: \_\_\_\_\_

Typed Name: \_\_\_\_\_

Residence: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

Full name and signature of additional inventor: Signature: \_\_\_\_\_ Date: \_\_\_\_\_

Typed Name: \_\_\_\_\_

Residence: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

Full name and signature of additional inventor: Signature: \_\_\_\_\_ Date: \_\_\_\_\_

Typed Name: \_\_\_\_\_

Residence: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Post Office Address: \_\_\_\_\_